



Edition 1.0 2025-04

INTERNATIONAL STANDARD

Guidelines for measuring the threshold voltage (V_T) of SiC MOSFETs

INTERNATIONAL ELECTROTECHNICAL COMMISSION

ICS 31.080.30

ISBN 978-2-8327-0325-0

Warning! Make sure that you obtained this publication from an authorized distributor.

CONTENTS

| FOREWORD | .3 |
|--|----|
| INTRODUCTION | .5 |
| 1 Scope | .6 |
| 2 Normative references | .6 |
| 3 Terms, definitions, and letter symbols | .6 |
| 3.1 Terms and definitions | .6 |
| 3.2 Letter symbols | .6 |
| 4 Requirements | .7 |
| 5 Test circuits | .8 |
| 5.1 Test circuits | .8 |
| 5.2 How to define conditioning | 11 |
| Bibliography | 12 |

| Figure 1 – V_{T} hysteresis observed by upward and downward sweep measurement, | |
|---|----|
| V_{DS} = V_{GS} , left graph shows the gate bias pattern and right graph shows the corresponding drain current response | 7 |
| Figure 2 – V_T ^{DOWN} extracted from a SiC MOSFET device at different current levels after biasing the device in deep inversion for 100 ms | 8 |
| Figure 3 – Conditioning before threshold voltage measurement | 8 |
| Figure 4 – V_T test circuit (upper left picture), timing diagram (right graphs) and typical transfer characteristic (lower graph) | 9 |
| Figure 5 – Alternative V_T test circuit (upper left picture), timing diagram (right graphs) and typical transfer characteristics (lower graphs) | 10 |
| Figure 6 – Alternative test method (left pictures) and timing diagram (right graphs) | 10 |

INTERNATIONAL ELECTROTECHNICAL COMMISSION

GUIDELINES FOR MEASURING THE THRESHOLD VOLTAGE (V_{T}) OF SIC MOSFETS

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) IEC draws attention to the possibility that the implementation of this document may involve the use of (a) patent(s). IEC takes no position concerning the evidence, validity, or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, IEC had not received notice of (a) patent(s), which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at https://patents.iec.ch. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 63505 has been prepared by IEC technical committee 47: Semiconductor devices. It is an International Standard.

This standard is based upon JEP183 [1] ¹ with permission of the copyright holder, JEDEC Solid State Technology Association, and was submitted as a Fast-Track document.

¹ Numbers in square brackets refer to the Bibliography.

The text of this International Standard is based on the following documents:

| Draft | Report on voting |
|--------------|------------------|
| 47/2885/FDIS | 47/2908/RVD |

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

The structure and editorial rules used in this publication reflect the practice of the organization which submitted it.

This document was developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/publications.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn, or
- revised.

INTRODUCTION

This document is intended for use in the SiC power semiconductor and related power electronic industries and provides guidelines for measuring the threshold voltage (V_T) of SiC power devices.

Threshold voltage (V_T) is a key parameter in the evaluation of changes in the characteristics of physical stimulus such as voltage and/or temperature stress. Without accurately measuring threshold voltage, it is not possible to monitor how device characteristics are changed by the stress applied to a device.

 SiC/SiO_2 interface of Silicon Carbide (SiC) Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is more complex than the Si/SiO₂ interface, which requires careful handling of traps in the device with regard to the change monitoring of characteristics.

The test methods provided in this document can be used as a guideline for measuring threshold voltage of SiC power device, focused on N-channel vertical structure MOSFET technologies. These three test methods can be applied for datasheet, process control, technology development, final tests and other usage.

GUIDELINES FOR MEASURING THE THRESHOLD VOLTAGE (V_{T}) OF SIC MOSFETS

1 Scope

This document gives guidance on V_{T} measurement methods and conditioning prior to V_{T} testing in SiC power MOSFETs to reduce or eliminate the effect of the aforementioned hysteresis. The method is applicable for PBTI testing, NBTI and threshold voltage changes caused by switching events are excluded from the scope.

SiC MOSFETs have threshold voltage hysteresis caused by transient trap effects, which impacts the evaluation of the actual the V_T shift caused by stress tests such as bias temperature instabilities (BTI) [2].

The test methods can be applied to the following:

- a) N-channel SiC MOSFET (vertical structure);
- b) the above in wafer and package levels.

2 Normative references

There are no normative references in this document.